

Feature

- ◇ Special process technology for high ESD capability
- ◇ High density cell design for ultra low $R_{DS(on)}$
- ◇ Fully characterized avalanche voltage and current
- ◇ Good stability and uniformity with high EAS
- ◇ Excellent package for good heat dissipation


Product Summary




V_{DS}	150	V
$R_{DS(on),Max} @ V_{GS}=10\text{ V}$	26	$\text{m}\Omega$
I_D	40	A

Application

- ◇ Power switching application
- ◇ Hard switched and high frequency circuits
- ◇ Power Tools
- ◇ UPS
- ◇ Motor Control



TO-252



Absolute Maximum Ratings ($T_c=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Limit	Unit
V_{DS}	Drain-Source Voltage	150	V
V_{GS}	Gate-Source Voltage	± 20	V
I_D	Drain Current-Continuous	40	A
$I_D (100^\circ\text{C})$	Drain Current-Continuous($T_c=100^\circ\text{C}$)	28	A
I_{DM}	Pulsed Drain Current	88	A
P_D	Maximum Power Dissipation	98	W
	Derating factor	0.57	$^\circ\text{C}/\text{W}$
E_{AS}	Single pulse avalanche energy ^(Note 5)	256	mJ
T_J, T_{STG}	Operating Junction and Storage Temperature Range	-55 To 150	$^\circ\text{C}$

Thermal Characteristic

R_{eJC}	Thermal Resistance, Junction-to-Case ^(Note 2)	1.8	$^\circ\text{C/W}$
-----------	--	-----	--------------------

Electrical Characteristics ($T_C=25^\circ\text{C}$ unless otherwise noted)


Symbol	Parameter	Condition	Min	Typ	Max	Unit
Off Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	150	-	200	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}}=120\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	μA
I_{GSS}	Gate-Body Leakage Current	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
On Characteristics (Note 3)						
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.2	1.8	2.5	V
$R_{\text{DS}(\text{ON})}$	Drain-Source On-State Resistance	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=15\text{A}$	-	23	26	$\text{m}\Omega$
$R_{\text{DS}(\text{ON})}$	Drain-Source On-State Resistance	$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=15\text{A}$	-	26	34	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{\text{DS}}=5\text{V}, I_{\text{D}}=15\text{A}$	-	15	-	S
Dynamic Characteristics (Note 4)						
C_{iss}	Input Capacitance	$V_{\text{DS}}=75\text{V}, V_{\text{GS}}=0\text{V}, F=1.0\text{MHz}$	-	2500	-	PF
C_{oss}	Output Capacitance		-	293	-	PF
C_{rss}	Reverse Transfer Capacitance		-	224	-	PF
Switching Characteristics (Note 4)						
$t_{\text{d}(\text{on})}$	Turn-on Delay Time	$V_{\text{DD}}=75\text{V}, R_{\text{L}}=5\Omega$ $V_{\text{GS}}=10\text{V}, R_{\text{GEN}}=3\Omega$	-	17	-	nS
t_r	Turn-on Rise Time		-	27	-	nS
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time		-	39	-	nS
t_f	Turn-Off Fall Time		-	7	-	nS
Q_g	Total Gate Charge	$V_{\text{DS}}=75\text{V}, I_{\text{D}}=15\text{A}, V_{\text{GS}}=10\text{V}$	-	39	-	nC
Q_{gs}	Gate-Source Charge		-	8	-	nC
Q_{gd}	Gate-Drain Charge		-	12	-	nC
Drain-Source Diode Characteristics						
V_{SD}	Diode Forward Voltage (Note 3)	$V_{\text{GS}}=0\text{V}, I_{\text{S}}=15\text{A}$	-	-	1.2	V
I_s	Diode Forward Current (Note 2)	-	-	-	40	A
t_{rr}	Reverse Recovery Time	$T_J = 25^\circ\text{C}, IF = 10\text{A}$ $di/dt = 100\text{A}/\mu\text{s}$ (Note 3)	-	32	-	nS
Q_{rr}	Reverse Recovery Charge		-	53	-	nC
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production
5. EAS Condition : $T_J=25^\circ\text{C}, V_{\text{DD}}=120\text{V}, V_G=10\text{V}, L=0.5\text{mH}, R_g=25\Omega, I_{\text{AS}}=32\text{A}$

Test Circuit


1) AS Test Circuit



2) Gate Charge Test Circuit



3)witch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 4 Rdson-JunctionTemperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current




Figure 6 Source- Drift Diode Forward





Figure 7 Capacitance vs Vds



T_j-Junction Temperature (°C)

Figure 9 Power De-rating




Figure 8 Safe Operation Area




Figure 10ID Current- Junction Temperature









Figure 11 Normalized Maximum Transient Thermal Impedance


Ordering and Marking Information

Ordering Device No.	Marking	Package	Packing	Quantity
ASDM150R260NKQ-R	150R260N	TO-252	Tape& Reel	2500/Reel

PACKAGE	MARKING
TO-252	


Recommended Land Pattern


Symbol	Dimensions in Millimeters		Dimensions in Inches	
	Min	Max	Min	Max
A	2.25	2.65	0.089	0.104
A1	0.00	0.15	0.000	0.006
A2	2.20	2.40	0.087	0.094
b	0.50	0.70	0.020	0.028
b1	0.70	0.90	0.028	0.035
c	0.46	0.66	0.018	0.026
c1	0.46	0.66	0.018	0.026
D	6.30	6.70	0.248	0.264
D1	5.20	5.40	0.205	0.213
E	5.30	5.70	0.209	0.224
E1	1.40	1.60	0.055	0.063
H	9.40	9.90	0.370	0.390
e	2.30 TYP		0.09 TYP	
L	1.40	1.77	0.055	0.070
L1	0.50	0.70	0.020	0.028
θ	0°	8°	0°	8°



IMPORTANT NOTICE

ShenZhen Ascend Semiconductor incorporated MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

ShenZhen Ascend Semiconductor Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. ShenZhen Ascend Semiconductor Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does ShenZhen Ascend Semiconductor Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume .

all risks of such use and will agree to hold Ascendsemi Incorporated and all the companies whose products are represented on ShenZhen Ascend Semiconductor Incorporated website, harmless against all damages.

ShenZhen Ascend Semiconductor Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use ShenZhen Ascend Semiconductor Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold ShenZhen Ascend Semiconductor Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

www.ascendsemi.com