

Features

- Advanced Trench Technology
- Provide Excellent $R_{DS(ON)}$ and Low Gate Charge
- Lead free product is acquired


Application

- Load Switch
- PWM Application
- Power management


Product Summary



V_{DS}	30	V
$R_{DS(on),TYP@ V_{GS}=10V}$	7.3	m Ω
I_D	50	A



TO-252



N-Channel

Absolute Maximum Ratings ($T_C=25^{\circ}\text{C}$ unless otherwise specified)

Symbol	Parameter		Max.	Units
V_{DSS}	Drain-Source Voltage		30	V
V_{GSS}	Gate-Source Voltage		± 20	V
I_D	Continuous Drain Current	$T_C = 25^{\circ}\text{C}$	50	A
		$T_C = 100^{\circ}\text{C}$	20	A
I_{DM}	Pulsed Drain Current ^{note1}		200	A
E_{AS}	Single Pulsed Avalanche Energy ^{note2}		28	mJ
P_D	Power Dissipation	$T_C = 25^{\circ}\text{C}$	13.5	W
$R_{\theta JC}$	Thermal Resistance, Junction to Case		6.5	$^{\circ}\text{C/W}$
T_J, T_{STG}	Operating and Storage Temperature Range		-55 to +150	$^{\circ}\text{C}$

Electrical Characteristics ($T_J=25^{\circ}\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Units
Off Characteristic						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	30	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =30V, V _{GS} =0V,	-	-	1.0	μA
I _{GSS}	Gate to Body Leakage Current	V _{DS} =0V, V _{GS} =±20V	-	-	±100	nA
On Characteristics						
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	1.0	1.5	2.5	V
R _{DS(on)}	Static Drain-Source on-Resistance note3	V _{GS} =10V, I _D =20A	-	7.3	9	mΩ
		V _{GS} =4.5V, I _D =10A	-	11.6	15	
Dynamic Characteristics						
C _{iss}	Input Capacitance	V _{DS} =15V, V _{GS} =0V, f=1.0MHz	-	739	-	pF
C _{oss}	Output Capacitance		-	104	-	pF
C _{rss}	Reverse Transfer Capacitance		-	87	-	pF
Q _g	Total Gate Charge	V _{DS} =15V, I _D =20A, V _{GS} =10V	-	19	-	nC
Q _{gs}	Gate-Source Charge		-	6.3	-	nC
Q _{gd}	Gate-Drain(“Miller”) Charge		-	4.5	-	nC
Switching Characteristics						
t _{d(on)}	Turn-on Delay Time	V _{DS} =30V, I _D =2A, R _{GEN} =3Ω, V _{GS} =10V	-	6	-	ns
t _r	Turn-on Rise Time		-	5	-	ns
t _{d(off)}	Turn-off Delay Time		-	25	-	ns
t _f	Turn-off Fall Time		-	7	-	ns
Drain-Source Diode Characteristics and Maximum Ratings						
I _S	Maximum Continuous Drain to Source Diode Forward Current		-	-	50	A
I _{SM}	Maximum Pulsed Drain to Source Diode Forward Current		-	-	200	A
V _{SD}	Drain to Source Diode Forward Voltage	V _{GS} =0V, I _S = 30A	-	-	1.2	V
t _{rr}	Body Diode Reverse Recovery Time	I _F =30A, dI/dt=100A/μs	-	7	-	ns
Q _{rr}	Body Diode Reverse Recovery Charge		-	6.3	-	nC

Notes: 1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature

2. EAS condition: $T_J=25^{\circ}\text{C}$, $V_{DD}=15V$, $V_{GS}=10V$, $R_G=25\Omega$, $L=0.5mH$, $I_{AS}=10.5A$

3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 0.5\%$

Typical Performance Characteristics

Figure 1: Output Characteristics




Figure 2: Typical Transfer Characteristics




Figure 3: On-resistance vs. Drain Current




Figure 4: Body Diode Characteristics




Figure 5: Gate Charge Characteristics




Figure 6: Capacitance Characteristics




Figure 7: Normalized Breakdown Voltage vs. Junction Temperature




Figure 8: Normalized on Resistance vs. Junction Temperature




Figure 9: Maximum Safe Operating Area




Figure 10: Maximum Continuous Drain Current vs. Case Temperature





Figure.11: Maximum Effective Transient Thermal Impedance, Junction-to-Case



Test Circuit




Figure1:Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveforms






Figure 3:Unclamped Inductive Switching Test Circuit & Waveforms

Ordering and Marking Information

Ordering Device No.	Marking	Package	Packing	Quantity
ASDM30N50KQ-R	30N50	TO-252	Tape&Reel	2500/Reel

PACKAGE	MARKING
TO-252	 The diagram shows a TO-252 package with the following markings: 'AS' (Ascend Semiconductor logo), '30N50' (part number), and two sets of four squares. The top set of squares is labeled 'Lot Number' and the bottom set is labeled 'Date Code'.

TO-252



IMPORTANT NOTICE

ShenZhen Ascend Semiconductor incorporated MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

ShenZhen Ascend Semiconductor Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. ShenZhen Ascend Semiconductor Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does ShenZhen Ascend Semiconductor Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume .

all risks of such use and will agree to hold Ascendsemi Incorporated and all the companies whose products are represented on ShenZhen Ascend Semiconductor Incorporated website, harmless against all damages.

ShenZhen Ascend Semiconductor Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use ShenZhen Ascend Semiconductor Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold ShenZhen Ascend Semiconductor Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

www.ascendsemi.com