

## **Overview**

The ASP206AS is a fully integrated easy-to-use synchronous step-down converter. which integrated low on high-side resistance and low-side power MOSFETs. The ASP206AS can deliver 6A of output current efficiently with constant on time (COT) control for fast loop response.

The ASP206AS achieves high power conversion efficiency over a wide load range by scaling down the switching frequency under light-load conditions to reduce switching and gate driving losses.

The ASP206AS has built-in protection features, such as cycle-by-cycle current limit, hiccup mode short-circuit protection, output over voltage protection, FB open protection and thermal shutdown in case of excessive power dissipation. The ASP206AS is available in a space-saving ESOP-8 package.

## Features

- 4.5V to 18V Input Voltage range
- $36.5m\Omega/17.5m\Omega$  Power MOSFET
- 6A Continuous Output Current
- 305µA Low Quiescent Current
- Constant On Time Control for Fast Loop Response
- Soft Start Time Programmable
- Support Up to 99.5% Large Range Duty Cycle
- Output Discharge
- Output Voltage Adjustable from 0.6V
- Support Pre-Biased Output Startup
- Full Protection, Over Current Protection and Hiccup, Output Over Voltage Protection, Over Temperature Protection
- Available in an ESOP-8 Package

## Applications

- General Purpose Point-of-Load (POL)
- 12V Distribution Power Systems
- Television



## Typical Application





## **Order Information**

Device No.	Package	Quantity
ASP206ASW-R	ESOP-8	4000pcs/Reel

Note: "S" stands for Soft start Funtion.

Note: "W" stands for package. "W": ESOP-8. Note: "R" stands for Packing, Tape&Reel.

# Pin Diagram





# **Pin Description**

Pin No.	Symbol	Pin Description
1	EN	<b>Enable.</b> High = on, low = off. Can be tied to VIN by a directly. Precision enable input allows adjustable UVLO by external resistor divider.
2	FB	Feedback. Connect a resistor divider to set the output voltage.
3	VCC	<b>Internal 5V LDO output.</b> Decouple VCC with a $1\mu$ F capacitor Place capacitor close to VCC and GND.
4	SS	<b>Soft start pin.</b> Connect a capacitor from SS to GND to set the soft start time. Do not float this pin.
5	GND	Ground of the chip. Connect to the ground of the system.
6	SW	Switching node of power stage. Connect to power inductor.
7	BST	<b>Bootstrap.</b> Connect a high quality capacitor between this pin and SW pin.
8	VIN	<b>Input voltage supply.</b> Connect a capacitor between VIN pin and GND pin. Use wide PCB traces to make the connection.
9	EP	<b>Exposed Pad.</b> Connect exposed pad to the PCB GND plane to achieve good thermal performance.





# **Block Diagram**



NOV 2021 Version 1.0



# Absolute Maximum Ratings (1)

T<sub>A</sub>=25°C, unless otherwise specified.

Symbol	Definition	Ratings	Unit
Vin	VIN to GND	-0.3~20	V
Ven	EN to GND	-0.3~20	V
Vsw	SW to GND	-0.7 ~ VIN + 0.7	V
VBST-VSW	BST to SW	-0.3~6	V
All Other Pins		-0.3~6	V
T <sub>STG</sub>	Storage temperature	-55 to 150	°C
TJ	Junction temperature	-40 to 150	°C

Note 1: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These

are not tested at manufacturing.

# **Recommended Operating Conditions**

Symbol	Definition	Ratings	Unit
Vin	VIN to GND	4.5~18	V
Vout	VOUT to GND	0.6~13	V
Іоит	Max Continuous Output Current	6	А

## Thermal Resistance (2)

Symbol	Definition	Ratings	Unit
Rejc(top)	Junction to case (top) thermal resistance	52	°C/W
R <sub>0JC(BOT)</sub>	Junction to case (bottom) thermal resistance	2.3	°C/W
Reja	Junction to ambient thermal resistance	48	°C/W

Note 2: Measured on JESD51-7, 4-Layer PCB, and the PCB has no copper for thermal dissipation. Normal PCB with copper thermal resistance will be smaller.

# ESD Rating

Symbol	Definition	Ratings	Unit
НВМ	Human body model	± 2000	V
CDM	Changed device model	± 500	V



# **Electrical Characteristics**

 $V_{IN}$ =12V,  $V_{EN}$ =2V,  $T_A$ =25°C, unless otherwise specified.

Symbol	Parameter	Condition Min		Тур	Max	Units
Input UVLC	and Quiescent Curren	t				
VCC <sub>UVR</sub>	VCC rising threshold			3.65		V
VCCUVF	VCC falling threshold			3.15		V
$VCC_{UV\_hys}$	VCC UVLO hysteresis			0.5		V
I <sub>S</sub>	Shutdown supply current	V <sub>IN</sub> =18V		1	3	μA
	Quiescent supply	No load, $V_{FB}$ =		205		
IQ	current	0.65V, no switching		305		μΑ
EN				•		
V <sub>EN1_R</sub>	Enable rising threshold	Low to high		1.25		V
$V_{\text{EN}_{\text{F}}}$	Enable falling threshold	High to low		1.05		V
V <sub>EN_Hys</sub>	Enable Threshold Hysteresis			0.2		V
R <sub>EN</sub>	Enable input resistor.			1500		kΩ
VCC REGU	LATOR					
V <sub>CC</sub>	VCC regulator	V <sub>IN</sub> > 5.2V		5		V
I <sub>VCC</sub>	VCC Current Limit	$V_{CC}$ drops to 4.5V	20			mA
Buck Feed	back Voltage and SS			•		
V <sub>FB</sub>	Feedback voltage		594	600	606	mV
I <sub>LK_FB</sub>	Feedback leakage	$V_{\text{EN}} = 1 V,  V_{\text{FB}} = 2 V$			0.1	μA
Buck High	Side and Low Side MO	SFETs		_		_
R <sub>ON_HS</sub>	High-side MOSFET on-resistance	$V_{BST}$ - $V_{SW}$ = 5V		36.5		mΩ
D	Low-side MOSFET	101		17 5		
R <sub>ON_LS</sub>	on-resistance	$v_{\rm IN} = 12v$		17.5		11122
LKG <sub>HS</sub>	High-side leakage	$V_{EN} = 0V, V_{SW} = 0V$		0.1		μA
LKG <sub>LS</sub>	Low-side leakage	V <sub>EN</sub> = 0V, V <sub>SW</sub> = 12V		12		μA
Output Dis	charge Resistor					
Rdischarge				190		Ω



# **Electrical Characteristics**

VIN=12V, VEN=2V, TA=25°C, unless otherwise specified.

Symbol	Parameter	Condition	Min	Тур	Max	Units
Buck Currei	nt Limit					
1	Low-side Valley			65		Λ
ILIM_LS	Current limit			0.5		A
	High-side Peak			7.8		Δ
ILIM_HS	Current limit			7.0		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	Negative Current			3.5		А
	Limit					
Buck Outpu	t OVP and UVP				-	
VOVD rising th	Output OVP rising			115%		Ved
• OVP_nsing_th	threshold			11070		vгв
VOVP falling th	Output OVP falling			105%		V <sub>FB</sub>
	threshold					
V <sub>UVP_falling_th</sub>	UVP threshold			75%		$V_{FB}$
	falling threshold					
$V_{UVP\_rising\_th}$	UVP threshold			85%		$V_{FB}$
	rising threshold					
Soft-start	1		Γ	1		Γ
I <sub>SS_charge</sub>	SS charge current			10		μA
	SS discharge			2.5		mA
-35_discharge	current			2.0		
Switching F	requency					
Four	Oscillator			600		kH7
1 SW	frequency			000		KI IZ
	Minimum switch on			60		ns
	time <sup>(3)</sup>					
TOFE MIN	Minimum switch off			150		ns
	time <sup>(3)</sup>					-
D <sub>MAX</sub>	Maximum duty			99.5		%
	cycle <sup>(3)</sup>					
Thermal Pro	otection			1	1	
TOTP R	Thermal shutdown			160		°C
	(3)					
T <sub>OTP_F</sub>	I hermal shutdown			140		°C
T <sub>OTP_Hys</sub>	OTP hysteresis <sup>(3)</sup>			20		°C

Note 3: Guaranteed by design and engineering sample characterization.



# **Typical Characteristic**

## $V_{IN}$ = 12V, $V_{OUT}$ = 5V, $C_{IN}$ = 22 $\mu$ F, $C_{OUT}$ = 44 $\mu$ F, L1 = 3.3 $\mu$ H, T<sub>A</sub> = +25°C, unless otherwise noted.

## Efficiency vs. Load Current

F<sub>sw</sub>=600kHz, Rbst=10Ω





#### Line Regulation

#### F<sub>sw</sub>=600kHz

# Vout=5V Line regulation

#### Thermal Rise

Load Regulation

F<sub>sw</sub>=600kHz , no air flow



NOV 2021 Version 1.0





## Typical Characteristic(continued)

 $V_{IN}$  = 12V,  $V_{OUT}$  = 1.05V,  $C_{IN}$  = 22µF,  $C_{OUT}$  = 44µF, L1 = 1.5µH, T<sub>A</sub> = +25°C, unless otherwise noted.

Efficiency vs. Load Current F<sub>sw</sub>=600kHz, Rbst=10Ω



F<sub>sw</sub>=600kHz





#### **Line Regulation**

#### F<sub>sw</sub>=600kHz



#### Soft-start time VS. Soft-start capacitor



#### **Thermal Rise**

Fsw=600kHz, no air flow







## **Typical Performance Characteristic**

 $V_{IN}$  = 12V,  $V_{OUT}$  = 1.05V,  $C_{IN}$  = 22µF,  $C_{OUT}$  = 44µF, L1 = 1.5µH,  $C_{SS}$ =33nF, and  $T_A$  = +25°C, unless otherwise noted.

#### **Output Voltage Ripple**

I<sub>OUT</sub>=0A



## Output Voltage Ripple

I<sub>OUT</sub>=6A



## Start-Up through VIN





#### Shut-Down through VIN



#### Start-Up through VIN



#### Shut-Down through VIN







## Typical Performance Characteristic(continued)

 $V_{IN}$  = 12V,  $V_{OUT}$  = 1.05V,  $C_{IN}$  = 22µF,  $C_{OUT}$  = 44µF, L1 = 1.5µH,  $C_{SS}$ =33nF, and  $T_A$  = +25°C, unless otherwise noted.

#### Start-Up through EN



#### Start-Up through EN

I<sub>OUT</sub>=6A



#### Shut-Down through EN



#### Short-Circuit Entry

I<sub>OUT</sub>=0A



#### Shut-Down through EN



#### Short-Circuit Entry

I<sub>OUT</sub>=6A



10/21





## Typical Performance Characteristic(continued)

 $V_{IN}$  = 12V,  $V_{OUT}$  = 1.05V,  $C_{IN}$  = 22µF,  $C_{OUT}$  = 44µF, L1 = 1.5µH,  $C_{SS}$ =33nF, and  $T_A$  = +25°C, unless otherwise noted.

#### Short-Circuit Recovery



#### Short-circuit EN power on



#### Load Transient

 $I_{OUT}$  = 3A to 6A, slew rate=3A/µs setting by E-load



#### Short-Circuit Recovery

I<sub>OUT</sub>=6A



#### Short-circuit EN power off





# **Function Descriptions**

## **COT** control loop operation

The ASP206AS is a fully integrated, synchronous, rectified, step-down, switch-mode converter. Constant-on-time (COT) control is employed to provide fast transient response and ease loop stabilization. the high-side MOSFET (HS-FET) is turned on when the feedback voltage ( $V_{FB}$ ) is below the reference voltage ( $V_{REF}$ ), which indicates an insufficient output voltage. The on period is determined by both the output voltage and input voltage to make the switching frequency fairly constant over the input voltage range. After the on period elapses, the HS-FET is turned off. The HS-FET is turned on again when  $V_{FB}$  drops below  $V_{REF}$ . By repeating operation this way, the converter regulates the output voltage. The integrated low-side MOSFET (LS-FET) is turned on when the HS- FET is in its off state to minimize conduction loss. There is a dead short between the input and GND if both the HS-FET and LS-FET are turned on at the same time. This is called shoot-through. To avoid shoot-through, a dead time (DT) is generated internally between the HS-FET off and LS-FET on period or the LS- FET off and HS-FET on period.

## Light Load operation(PFM)





## Figure 1: Light Load Operation



In light load condition,  $V_{FB}$  can't reach  $V_{REF}$  while the inductor current is approaching zero, a current modulator takes over control of the LS-FET and limits the inductor current around zero, and the LS-FET driver enters hi-z state since that time, the output drop speed is very slow, thus the ASP206AS reduces the switching frequency naturally, and high efficiency is achieved. As a trade-off, PFM mode suffers larger  $V_{OUT}$  ripple.

## Heavy Load operation(CCM)

With the load current increasing, the current modulator regulation time period becomes shorter. The HS-FET is turned on more frequently, and the switching frequency increases accordingly.

The output current reaches the critical level when the current modulator time is zero. The critical level of the output current can be determined with Equation (1):

$$I_{OUT\_Critical} = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{2 \times L \times f_{sw} \times V_{IN}} \quad (1)$$

The device enters CCM mode once the output current exceeds the critical level. Afterward, the switching frequency remains fairly constant over the output current range.





## Enable (EN) Control

The ASP206AS has a dedicated enable control pin with positive logic. Drive EN pin voltage higher than 1.25V(typical) to turn on the regulator, and drive EN pin voltage lower than 1.05V(typical) to turn it off. By using the two external resistor dividers, it is easy to optimize the start and stop voltage of the system via EN pin:



Figure 3: Enable network

Start voltage setting:

$$V_{START} = 1.25 \times \frac{R_{ENUP} + R_{ENDN}}{R_{ENDN}} \quad (2)$$

Stop voltage setting:

$$V_{STOP} = 1.05 \times \frac{R_{ENUP} + R_{ENDN}}{R_{ENDN}} \quad (3)$$

Tie EN pin to VIN directly to set IC automatically start-up.

## VCC Under-Voltage Lockout (UVLO)

VCC Under-voltage lockout (UVLO) protects the chip from operating at an insufficient VCC voltage. The ASP206AS VCC UVLO comparator monitors the VCC voltage. The VCC UVLO rising threshold is about 3.65V, while its falling threshold is consistently 3.15V.

## Soft Start (SS)

Adjust the soft-start time by connecting a capacitor from SS pin to GND. When the soft-start begins, an internal  $10\mu$ A current source charges the external capacitor. During soft-start, the soft-start capacitor connects to the non-inverting input of the error amplifier. The soft-start period continues until the voltage on the soft-start capacitor exceeds the 1.2V. Then the non-inverting amplifier uses the reference voltage takes as the input. Please refer below calculation to set C<sub>ss</sub>.

$$T_{SS}(ms) = \frac{1.2V \times C_{SS}(nF)}{10\mu A} \quad (4)$$

## **Pre-Bias Start-Up**

The ASP206AS is designed for monotonic start-up into pre-biased loads. If the output is prebiased to a certain voltage during start-up, the BST voltage is refreshed and charged, and the voltage on the soft start is charged as well. If the BST voltage exceeds its rising threshold voltage and the soft-start voltage exceeds the sensed output voltage at FB, the part works normally.

## Output Over-Voltage Protection(OVP)/Under-Voltage Protection(UVP)



The ASP206AS monitors a resistor-divided  $V_{FB}$  to detect over or under-voltage. When  $V_{FB}$  becomes higher than 115% of the target voltage, the over-voltage protection (OVP) comparator output goes to high, and the circuit will turn on LSFET to discharge the output. LSFET will be turned off until the negative current limit is triggered then LSFET will remain off for 5us to turn on again. IC will repeat above process until the output OVP condition is removed.

When  $V_{FB}$  drops below 75% of  $V_{REF}$ , the UVP comparator output goes to high, and the ASP206AS enters the hiccup protection.

## **Over-Current Protection (OCP) and Short Circuit Protection (SCP)**

The ASP206AS has both valley current-limit control and peak current limit control. During LS-FET on, the inductor current is monitored. When the sensed inductor current reaches the valley current limit, the LS-FET limit comparator. The device enters overcurrent protection (OCP) mode, and the HS-FET waits until the valley current limit disappears before turning on again. During the HS-FET on period, the inductor current is compared with the peak current-limit. If the peak current limit is triggered, the HS-FET on pulse will be terminated immediately. The output voltage drops until V<sub>FB</sub> is below the UVP threshold. Once FB UVP is triggered, the ASP206AS enters hiccup mode to restart the part periodically.

During OCP, the device attempts to recover from the over-current fault with hiccup mode. In hiccup mode, the chip disables the output power stage, discharges the soft start, and attempts to soft start again automatically. If the over-current condition still holds after the soft start ends, the device repeats this operation cycle until the over-current condition is removed and the output rises back to regulation level. OCP is a non-latch protection.

## Large Duty Cycle Operation

When ASP206AS will automatically extend the frequency to support the application when VIN is close to VOUT. The frequency extend circuit will be triggered when T<sub>OFF-MIN</sub> time is reached. The ASP206AS can support up to 99.5% maximum duty cycle. Large duty cycle operation is disabled when OCP is triggered.

#### Thermal Shutdown

Thermal shutdown is employed in the ASP206AS. The junction temperature of the IC is monitored internally. If the junction temperature exceeds the threshold value (typically 160°C), the converter shuts off. This is a non-latched protection. There is a hysteresis of about 20°C. Once the junction temperature drops to about 140°C, a soft start is initiated.

## Output Discharge

The ASP206AS has active output discharge path, when EN off signal is coming, a  $190\Omega$  resistor will be connected SW to GND to discharge the output voltage, this discharge function is turned off when VOUT is fully discharged or the 10ms maximum discharge time elapses.





# **Application Information**

## Setting the Output Voltage

The ASP206AS output voltage can be set by the external resistor dividers. The reference voltage is fixed at 0.6V. The feedback network is shown below Figure4.



Figure 4: Feedback Network

Choose R<sub>1</sub> and R<sub>2</sub> using Equation:

$$V_{OUT} = V_{FB} \times \frac{(R_1 + R_2)}{R_2}$$
 (5)

## **Selecting the Inductor**

For most applications, use a  $1.5\mu$ H to  $3.3\mu$ H inductor with a DC current rating at least 25% higher than the maximum load current. For the highest efficiency, use an inductor with a small DC resistance.

For most designs, the inductance value can be derived from Equation:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times f_{sw}} \quad (6)$$

Where  $\Delta I_L$  is the inductor ripple current.

Table 2 lists the recommended feedback resistor values for common output voltages.

	Table 2: Resistor	<b>Selection for</b>	Common C	)utput \	Voltages	(4)
--	-------------------	----------------------	----------	----------	----------	-----

V <sub>оит</sub> (V)	R1 (kΩ)	R2 (kΩ)	L (µH)	<b>C</b> <sub>OUT</sub> (μF)
5	16.2	2.2	3.3	22x2
3.3	10	2.2	3.3	22x2
2.5	6.98	2.2	3.3	22x2
1.8	4.42	2.2	2.2	22x2
1.5	3.3	2.2	2.2	22x2
1.2	2.2	2.2	1.5	22x2
1.05	1.65	2.2	1.5	22x2

Note 4: For a detailed design circuit, please refer to the Typical Application Circuits.



#### **Selecting the Output Capacitor**

The output capacitor (C2) maintains the DC output voltage ripple. Use ceramic, tantalum, or low-ESR electrolytic capacitors. For best results, use low ESR capacitors to keep the output voltage ripple low. The output voltage ripple can be estimated with Equation:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{sw} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(R_{ESR} + \frac{1}{8 \times f_{sw} \times C_{OUT}}\right) \quad (7)$$

Where L is the inductor value, and R<sub>ESR</sub> is the equivalent series resistance (ESR) value of the output capacitor.

The characteristics of the output capacitor also affect the stability of the regulation system. The ASP206AS can be optimized for a wide range of capacitance and ESR values.



#### **PCB** layout Guidelines

Efficient layout of the switching power supplies is critical for stable operation. For the high frequency switching converter, poor layout design may cause poor line or load regulation and stable issues. For best results, refer to below figure and follow the guidelines below.

- Place the input capacitor as close to VIN and GND as possible.
- Place the VCC capacitor as close to VCC and GND as possible.
- Place the external feedback resistors as close to FB as possible.
- Keep the switching node (such as SW, BST) far away from the feedback network.
- Ensure BST and SW trace as short as possible.
- Add a grid of thermal vias under the exposed pad to improve thermal conductivity.



Top Layer



**Bottom Layer** 

Figure 5 Recommend PCB Layout



# **Typical Application Circuits**



VIN=12V, VOUT=1.05V/6A

Note 5: C7 is optional for better load transient performance.



ASP206AS

18V, 6A Synchronous Step-Down Converter

# **Tape and Reel Information**





Information (6)

Device	Package	Pins	SPQ	Reel	Reel	A0	B0	K0	P1	W
	Туре			Diameter	Width	(mm)	(mm)	(mm)	(mm)	(mm)
				(mm)	W1					
					(mm)					
ASP206ASW-R	ESOP-8	8	2500	330	12.4	6.6	5.3	1.9	8	12

Note 6: Drawing is not to scale.





**Detail Package Outline Drawing** 

PACKAGE TYPE: ESOP-8



**TOP VIEW** 



**SIDE VIEW** 



**FRONT VIEW** 



#### **BOTTOM VIEW**



#### RECOMMENDED LAND PATTERN

NOTE:

1) CONTROL DIMENSION IS IN MILLIMETERS.

2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH,

PROTRUSIONS OR GATE BURRS.

3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD

FLASH OR PROTRUSIONS. 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER

FORMING) SHALL BE 0.004" INCHES MAX.

5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION BA.

6) DRAWING IS NOT TO SCALE.

7) EXPOSED TIE BAR FEATURE IS OPTIONAL. EXPOSED

PAD SIZE DOES NOT INCLUDE TIE BAR FEATURE.

20/21



#### IMPORTANT NOTICE

ShenZhen Ascend Semiconductor incorporated MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A

PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

ShenZhen Ascend Semiconductor Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. ShenZhen Ascend Semiconductor Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does ShenZhen Ascend Semiconductor Incorporated convey any license under its patent or trademark rights,

nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume .

all risks of such use and will agree to hold Ascendsemi Incorporated and all the companies whose products are represented on ShenZhen Ascend Semiconductor Incorporated website, harmless against all damages.

ShenZhen Ascend Semiconductor Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use ShenZhen Ascend Semiconductor Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold ShenZhen Ascend Semiconductor Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

www.ascendsemi.com

NOV 2021 Version 1.0