


**General Features** 

- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E<sub>AS</sub>
- Excellent package for good heat dissipation

#### **Application**

- Load switch
- Battery protection




TO-252-2L top view

#### **Product Summary**



BVDSS	-20	V
RDS(on)Typ.@VGS=-4.5V	6.3	mΩ
ID	-50	Α



Schematic diagram

## Absolute Maximum Ratings (T<sub>C</sub>=25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V <sub>DS</sub>	-20	V
Gate-Source Voltage	V <sub>G</sub> S	±12	V
Drain Current-Continuous	I <sub>D</sub>	-50	Α
Drain Current-Continuous(T <sub>C</sub> =100°C)	I <sub>D</sub> (100 )℃	-35	А
Pulsed Drain Current	I <sub>DM</sub>	-200	Α
Maximum Power Dissipation	P <sub>D</sub>	80	W
Derating factor		0.64	W/℃
Operating Junction and Storage Temperature Range	$T_{J}, T_{STG}$	-55 To 150	°C

## **Thermal Characteristics**

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	Reuc	1.6	°C/W
Thermal Resistance, Junction-to-Ambient	Røja	50	°C/W

# Electrical Characteristics (T<sub>C</sub>=25 ℃ unless otherwise noted)


Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics	•					
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =-250μA	-20	-	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =-16V,V <sub>GS</sub> =0V	-	-	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±12V,V <sub>DS</sub> =0V	-	-	±100	nA
On Characteristics (Note 3)	•					
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> ,I <sub>D</sub> =-250μA	-0.3	-0.8	-1.2	V
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-20A	-	6.3	7	
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =-2.5V, I <sub>D</sub> =-20A	-	9.0	10	$\boldsymbol{m}\Omega$
		V <sub>GS</sub> =-1.8V, I <sub>D</sub> =-20A	-	17	22	
Forward Transconductance	<b>g</b> FS	V <sub>DS</sub> =-5V,I <sub>D</sub> =-20A	80	-	-	S
Dynamic Characteristics (Note4)	1		'		•	
Input Capacitance	C <sub>lss</sub>		-	3673	-	PF
Output Capacitance	C <sub>oss</sub>	$V_{DS}$ =-10V, $V_{GS}$ =0V,	-	606	-	PF
Reverse Transfer Capacitance	C <sub>rss</sub>	F=1.0MHz	-	467	-	PF
Switching Characteristics (Note 4)	<u> </u>		•	•		
Turn-on Delay Time	t <sub>d(on)</sub>		-	18	-	nS
Turn-on Rise Time	t <sub>r</sub>	$V_{DD}$ =-10V, $R_{GEN}$ =3 $\Omega$	-	42	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>	$V_{GS}$ =-4.5 $V$ , $R_L$ =0.5 $\Omega$	-	85	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	23	-	nS
Total Gate Charge	Qg	\/ - 40\/   - 204	-	55	-	nC
Gate-Source Charge	Q <sub>gs</sub>	$V_{DS}$ =-10V, $I_{D}$ =-20A, $V_{GS}$ =-4.5V	-	10	-	nC
Gate-Drain Charge	$Q_{gd}$	V <sub>GS</sub> =-4.5V	-	15	-	nC
Drain-Source Diode Characteristics	•					
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V,I <sub>S</sub> =-20A	-	-	-1.2	V
Diode Forward Current (Note 2)	Is		-	-	-50	Α
Reverse Recovery Time	t <sub>rr</sub>	TJ = 25°C, IF = -10A	-	47	_	nS
Reverse Recovery Charge	Qrr	di/dt = 100A/µs <sup>(Note3)</sup>	-	53	-	nC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

#### Notes:

- **1.** Repetitive Rating: Pulse width limited by maximum junction temperature.
- **2.** Surface Mounted on FR4 Board,  $t \le 10$  sec.
- **3.** Pulse Test: Pulse Width ≤  $300\mu$ s, Duty Cycle ≤ 2%.
- 4. Guaranteed by design, not subject to production




### **Typical Electrical and Thermal Characteristics (Curves)**



-Vds Drain-Source Voltage (V)

Figure 1 Output Characteristics



**Figure 2 Transfer Characteristics** 





Figure 3 Rdson- Drain Current



**Figure 4 Rdson-Junction Temperature** 




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds







Figure 9 Power De-rating





T<sub>J</sub>-Junction Temperature(°C) Figure 10 -Current De-rating





Square Wave Pluse Duration(sec) **Figure 11 Normalized Maximum Transient Thermal Impedance** 




# **Ordering and Marking Information**


Ordering Device No.	Marking	Package	Packing	Quantity
ASDM20P50KQ-R	20P50	TO-252	Tape&Reel	2500/Reel

PACKAGE	MARKING
TO-252	AS Date Code  Lot Number  20P50  Date Code



# TO-252







# ASDM20P50KQ

#### -20V P-Channel MOSFET

#### IMPORTANT NOTICE

Xi'an Ascend Semiconductor incorporated MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Xi'an Ascend Semiconductor Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Xi'an Ascend Semiconductor Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Xi'an Ascend Semiconductor Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume.

all risks of such use and will agree to hold Ascendsemi Incorporated and all the companies whose products are represented on Xi'an Ascend Semiconductor Incorporated website, harmless against all damages.

Xi'an Ascend Semiconductor Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Xi'an Ascend Semiconductor Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Xi'an Ascend Semiconductor Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

www.ascendsemi.com

DEC 2018 Version1.0 7/7 Ascend Semicondutor Co.,Ltd