



Features


- High density cell design for ultra low R_{DS(on)}
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

Applications


- Load switch
- PWM application

Product Summary

V _{DS}	-60	V
R _{DS(on),Typ.@VGS=10V}	63	mΩ
I _D	-12	A



TO-252



P-channel

Ordering and Marking Information

Ordering Device No.	Marking	Package	Packing	Quantity
ASDM60P12KQ-R	60P12	TO-252	Tape&Reel	2500/ Reel

Absolute Maximum Ratings (T_C=25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	-60	V
Gate-Source Voltage	V _{GS}	±20	V
Drain Current-Continuous	I _D	-12	A
Pulsed Drain Current	I _{DM}	-48	A
Maximum Power Dissipation	P _D	50	W
Operating Junction and Storage Temperature Range	T _J , T _{STG}	-55 To 175	°C

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	3.0	$^{\circ}C/W$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	50	$^{\circ}C/W$

Electrical Characteristics ($T_C=25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=-250\mu A$	-60	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=-60V, V_{GS}=0V$	-	-	-1	μA
Gate-Body Leakage Current	I_{GSS}	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	± 100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=-250\mu A$	-1.0	1.9	-2.5	V
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS}=-10V, I_D=-8A$	-	63	70	m Ω
		$V_{GS}=-4.5V, I_D=-3A$	-	80	90	m Ω
Forward Transconductance	g_{FS}	$V_{DS}=-5V, I_D=-14A$	-	10	-	S
Dynamic Characteristics (Note 4)						
Input Capacitance	C_{iss}	$V_{DS}=-30V, V_{GS}=0V,$ $F=1.0MHz$	-	968	-	PF
Output Capacitance	C_{oss}		-	88	-	PF
Reverse Transfer Capacitance	C_{rss}		-	36	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=-30V, R_L=2\Omega,$ $V_{GS}=-10V, R_G=3\Omega$	-	8	-	nS
Turn-on Rise Time	t_r		-	4	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	32	-	nS
Turn-Off Fall Time	t_f		-	7	-	nS
Total Gate Charge	Q_g	$V_{DS}=-30V, I_D=-14A,$ $V_{GS}=-10V$	-	25	-	nC
Gate-Source Charge	Q_{gs}		-	3	-	nC
Gate-Drain Charge	Q_{gd}		-	7	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V_{SD}	$V_{GS}=0V, I_S=-14A$	-	-	-1.2	V
Diode Forward Current (Note 2)	I_S		-	-	-12	A
Reverse Recovery Time	t_{rr}	$T_J = 25^{\circ}C, I_F = -14A$	-	25	-	nS
Reverse Recovery Charge	Q_{rr}	$di/dt = -100A/\mu s$ (Note 3)	-	31	-	nC

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production

Typical Performance Characteristics




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 $R_{DS(on)}$ - Drain Current




Figure 4 $R_{DS(on)}$ -Junction Temperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9 BV_{DSS} vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10 I_D Current De-rating






Figure 11 Normalized Maximum Transient Thermal Impedance


TO-252




TOP VIEW




SIDE VIEW(Right)




SIDE VIEW(Front)



SECTION:C-C



OPTION 1
BOTTOM VIEW



OPTION 2
BOTTOM VIEW

DIM SYMBOL	MIN.	NOM.	MAX.
A	2.200	2.300	2.400
A1	0.000	0.070	0.130
A2	0.950	1.050	1.150
b	0.700	0.800	0.900
b1	0.660	0.760	0.860
b2	5.134	5.334	5.534
c	0.448	0.548	0.648
c1	0.458	0.508	0.558
c2	0.448	0.548	0.648
D	6.000	6.100	6.200
D2	5.372	5.572	5.772
E	6.400	6.500	6.600
E2	4.900	5.100	5.300
e	2.286 BSC.		
H	9.700	9.900	10.100
L	1.380	1.525	1.725
L1	2.588	2.788	2.988
L2	0.508 BSC.		
L3	0.600	0.750	0.950
L4	0.812	1.012	1.212
theta	1°	3°	5°
theta1	6°	7°	8°

IMPORTANT NOTICE

ShenZhen Ascend Semiconductor incorporated MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

ShenZhen Ascend Semiconductor Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. ShenZhen Ascend Semiconductor Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does ShenZhen Ascend Semiconductor Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume .

all risks of such use and will agree to hold Ascendsemi Incorporated and all the companies whose products are represented on ShenZhen Ascend Semiconductor Incorporated website, harmless against all damages.

ShenZhen Ascend Semiconductor Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use ShenZhen Ascend Semiconductor Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold ShenZhen Ascend Semiconductor Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

www.ascendsemi.com