



## General Features



- Super Low Gate Charge
- 100% EAS Guaranteed
- Green Device Available
- Excellent CdV/dt effect decline
- Advanced high cell density Trenchtechnology
- Halogen Free

## Product Summary

VDS	-60	V
RDS(on),max.@ VGS=10 V	25	mΩ
ID	-50	A

## Applications

- DC-DC primary bridge
- DC-DC Synchronous rectification



## Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	-60	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	V
$I_D @ T_C=25^\circ C$	Continuous Drain Current, $V_{GS} @ -10V^1$	-50	A
$I_D @ T_C=100^\circ C$	Continuous Drain Current, $V_{GS} @ -10V^1$	-28	A
$I_D @ T_A=25^\circ C$	Continuous Drain Current, $V_{GS} @ -10V^1$	-24.3	A
$I_D @ T_A=70^\circ C$	Continuous Drain Current, $V_{GS} @ -10V^1$	-23.5	A
$I_{DM}$	Pulsed Drain Current <sup>2</sup>	-80	A
EAS	Single Pulse Avalanche Energy <sup>3</sup>	115	mJ
$I_{AS}$	Avalanche Current	-45	A
$P_D @ T_C=25^\circ C$	Total Power Dissipation <sup>4</sup>	52	W
$P_D @ T_A=25^\circ C$	Total Power Dissipation <sup>4</sup>	2	W
$T_{STG}$	Storage Temperature Range	-55 to 150	°C
$T_J$	Operating Junction Temperature Range	-55 to 150	°C

## Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-Ambient <sup>1</sup>	---	62	°C/W
$R_{\theta JC}$	Thermal Resistance Junction-Case <sup>1</sup>	---	3.6	°C/W

**Electrical Characteristics ( $T_J=25^{\circ}\text{C}$ , unless otherwise noted)**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$ , $I_D=-250\mu\text{A}$	-60	-70	---	V
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	$\text{BV}_{\text{DSS}}$ Temperature Coefficient	Reference to $25^{\circ}\text{C}$ , $I_D=-1\text{mA}$	---	-0.03	---	$\text{V}/^{\circ}\text{C}$
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{\text{GS}}=-10\text{V}$ , $I_D=-1\text{A}$	---	20	25	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}$ , $I_D=-1$	---	25	33	
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{GS}}=V_{\text{DS}}$ , $I_D=-250\mu\text{A}$	-1.0	-1.7-	-3.0	V
$\Delta V_{\text{GS}(\text{th})}$	$V_{\text{GS}(\text{th})}$ Temperature Coefficient		---	4.56	---	$\text{mV}/^{\circ}\text{C}$
$I_{\text{DSS}}$	Drain-Source Leakage Current	$V_{\text{DS}}=-60\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $T_J=25^{\circ}\text{C}$	---	---	1	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-Source Leakage Current	$V_{\text{GS}}=\pm 20\text{V}$ , $V_{\text{DS}}=0\text{V}$	---	---	$\pm 100$	$\text{nA}$
$g_{\text{fs}}$	Forward Transconductance	$V_{\text{DS}}=-5\text{V}$ , $I_D=-12\text{A}$	---	15.4	---	S
$R_g$	Gate Resistance	$V_{\text{DS}}=0\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $f=1\text{MHz}$	---	13.5	---	$\Omega$
$Q_g$	Total Gate Charge (-4.5V)	$V_{\text{DS}}=-48\text{V}$ , $V_{\text{GS}}=-4.5\text{V}$ , $I_D=-10\text{A}$	---	26	---	$\text{nC}$
$Q_{\text{gs}}$	Gate-Source Charge		---	3.08	---	
$Q_{\text{gd}}$	Gate-Drain Charge		---	2.95	---	
$T_{\text{d}(\text{on})}$	Turn-On Delay Time	$V_{\text{DD}}=-15\text{V}$ , $V_{\text{GS}}=-10\text{V}$ , $R_G=3.3\Omega$ , $I_D=-1\text{A}$	---	28.8	---	$\text{ns}$
$T_r$	Rise Time		---	19.8	---	
$T_{\text{d}(\text{off})}$	Turn-Off Delay Time		---	60.8	---	
$T_f$	Fall Time		---	7.2	---	
$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}}=-15\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $f=1\text{MHz}$	---	3447	---	$\text{pF}$
$C_{\text{oss}}$	Output Capacitance		---	223	---	
$C_{\text{rss}}$	Reverse Transfer Capacitance		---	140	---	

**Diode Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$I_s$	Continuous Source Current <sup>1,5</sup>	$V_G=V_D=0\text{V}$ , Force Current	---	---	-18	A
$I_{\text{SM}}$	Pulsed Source Current <sup>2,5</sup>		---	---	-36	A
$V_{\text{SD}}$	Diode Forward Voltage <sup>2</sup>	$V_{\text{GS}}=0\text{V}$ , $I_s=-1\text{A}$ , $T_J=25^{\circ}\text{C}$	---	---	-1.2	V

Note :

- 1.The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width  $\leq 300\mu\text{s}$  , duty cycle  $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is  $V_{\text{DD}}=-25\text{V}$ , $V_{\text{GS}}=-10\text{V}$ , $L=0.1\text{mH}$ , $I_{\text{AS}}=-25.1\text{A}$
- 4.The power dissipation is limited by  $150^{\circ}\text{C}$  junction temperature
- 5.The data is theoretically the same as  $I_D$  and  $I_{\text{DM}}$  , in real applications , should be limited by total power dissipation.

### Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance v.s Gate-Source




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized  $V_{GS(th)}$  v.s  $T_J$













Fig.6 Normalized  $R_{DS(on)}$  v.s  $T_J$


**Fig.7 Capacitance**

**Fig.8 Safe Operating Area**

**Fig.9 Normalized Maximum Transient Thermal Impedance**

**Fig.10 Switching Time Waveform**

**Fig.11 Unclamped Inductive Waveform**


## Ordering and Marking Information

Device	Marking	Package	Packaging	Quantity
ASDM60P50KQ	60P50	TO-252	Tape&Reel	2500/Reel

PACKAGE	MARKING
TO-252	



Recommended Land Pattern



Symbol	Dimensions in Millimeters		Dimensions in Inches	
	Min	Max	Min	Max
A	2.25	2.65	0.089	0.104
A1	0.00	0.15	0.000	0.006
A2	2.20	2.40	0.087	0.094
b	0.50	0.70	0.020	0.028
b1	0.70	0.90	0.028	0.035
c	0.46	0.66	0.018	0.026
c1	0.46	0.66	0.018	0.026
D	6.30	6.70	0.248	0.264
D1	5.20	5.40	0.205	0.213
E	5.30	5.70	0.209	0.224
E1	1.40	1.60	0.055	0.063
H	9.40	9.90	0.370	0.390
e	2.30 TYP		0.09 TYP	
L	1.40	1.77	0.055	0.070
L1	0.50	0.70	0.020	0.028
θ	0°	8°	0°	8°

**IMPORTANT NOTICE**

ShenZhen Ascend Semiconductor incorporated MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

ShenZhen Ascend Semiconductor Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. ShenZhen Ascend Semiconductor Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does ShenZhen Ascend Semiconductor Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume .

all risks of such use and will agree to hold Ascendsemi Incorporated and all the companies whose products are represented on ShenZhen Ascend Semiconductor Incorporated website, harmless against all damages.

ShenZhen Ascend Semiconductor Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use ShenZhen Ascend Semiconductor Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold ShenZhen Ascend Semiconductor Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

[www.ascendsemi.com](http://www.ascendsemi.com)