

## Features

- $V_{DS} = -100V, I_D = -13A$
- $R_{DS(ON)} < 200m\Omega @ V_{GS} = -10V$  (Typ:113m $\Omega$ )
- Super high dense cell design
- Advanced trench process technology
- Reliable and rugged
- High density cell design for ultra low on-resistance



## Application

- Power switch
- DC/DC converters

## Product Summary



|                                       |      |            |
|---------------------------------------|------|------------|
| BVDSS                                 | -100 | V          |
| $R_{DS(on)}$ , Typ. @ $V_{GS} = -10V$ | 113  | m $\Omega$ |
| ID                                    | -13  | A          |



## Absolute Maximum Ratings ( $T_C = 25^\circ C$ unless otherwise noted)

| Parameter   | Symbol             | Limit      | Unit          |
|---|--------------------|------------|---------------|
| Drain-Source Voltage                              | $V_{DS}$           | -100       | V             |
| Gate-Source Voltage                               | $V_{GS}$           | $\pm 20$   | V             |
| Drain Current-Continuous                          | $I_D$              | -13        | A             |
| Drain Current-Continuous ( $T_C = 100^\circ C$ )  | $I_D(100^\circ C)$ | -9.2       | A             |
| Pulsed Drain Current                              | $I_{DM}$           | -30        | A             |
| Maximum Power Dissipation                         | $P_D$              | 40         | W             |
| Derating factor                                   |                    | 0.32       | W/ $^\circ C$ |
| Single pulse avalanche energy <sup>(Note 5)</sup> | $E_{AS}$           | 110        | mJ            |
| Operating Junction and Storage Temperature Range  | $T_J, T_{STG}$     | -55 To 150 | $^\circ C$    |

## Thermal Characteristic

|   |                 |      |              |
|---|-----------------|------|--------------|
| Thermal Resistance, Junction-to-Case (Note 2) | $R_{\theta Jc}$ | 3.13 | $^\circ C/W$ |
|---|-----------------|------|--------------|


**Electrical Characteristics (T<sub>C</sub>=25°C unless otherwise noted)**

| Parameter                                 | Symbol              | Condition  | Min  | Typ   | Max  | Unit |
|---|---------------------|--|------|-------|------|------|
| <b>Off Characteristics</b>                |                     |  |      |       |      |      |
| Drain-Source Breakdown Voltage            | BV <sub>DSS</sub>   | V <sub>GS</sub> =0V, I <sub>D</sub> =-250μA  | -100 | -     | -    | V    |
| Zero Gate Voltage Drain Current           | I <sub>DSS</sub>    | V <sub>DS</sub> =-100V, V <sub>GS</sub> =0V  | -    | -     | 1    | μA   |
| Gate-Body Leakage Current                 | I <sub>GSS</sub>    | V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V   | -    | -     | ±10  | μA   |
| <b>On Characteristics</b> (Note 3)        |                     |  |      |       |      |      |
| Gate Threshold Voltage                    | V <sub>GS(th)</sub> | V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250μA                                    | -1   | -1.76 | -3   | V    |
| Drain-Source On-State Resistance          | R <sub>DS(ON)</sub> | V <sub>GS</sub> =-10V, I <sub>D</sub> =-16A  | -    | 113   | 200  | mΩ   |
| Forward Transconductance                  | g <sub>FS</sub>     | V <sub>DS</sub> =-15V, I <sub>D</sub> =-5A   | 12   | -     | -    | S    |
| <b>Dynamic Characteristics</b> (Note 4)   |                     |  |      |       |      |      |
| Input Capacitance                         | C <sub>iss</sub>    | V <sub>DS</sub> =-25V, V <sub>GS</sub> =0V,<br>F=1.0MHz                                      | -    | 760   | -    | PF   |
| Output Capacitance                        | C <sub>oss</sub>    |  | -    | 260   | -    | PF   |
| Reverse Transfer Capacitance              | C <sub>rss</sub>    |  | -    | 170   | -    | PF   |
| <b>Switching Characteristics</b> (Note 4) |                     |  |      |       |      |      |
| Turn-on Delay Time                        | t <sub>d(on)</sub>  | V <sub>DD</sub> =-50V, I <sub>D</sub> =-10A<br>V <sub>GS</sub> =-10V, R <sub>GEN</sub> =9.1Ω | -    | 14    | -    | nS   |
| Turn-on Rise Time                         | t <sub>r</sub>      |  | -    | 18    | -    | nS   |
| Turn-Off Delay Time                       | t <sub>d(off)</sub> |  | -    | 50    | -    | nS   |
| Turn-Off Fall Time                        | t <sub>f</sub>      |  | -    | 18    | -    | nS   |
| Total Gate Charge                         | Q <sub>g</sub>      | V <sub>DS</sub> =-50V, I <sub>D</sub> =-10A,<br>V <sub>GS</sub> =-10V                        | -    | 25    | -    | nC   |
| Gate-Source Charge                        | Q <sub>gs</sub>     |  | -    | 5     | -    | nC   |
| Gate-Drain Charge                         | Q <sub>gd</sub>     |  | -    | 7     | -    | nC   |
| <b>Drain-Source Diode Characteristics</b> |                     |  |      |       |      |      |
| Diode Forward Voltage (Note 3)            | V <sub>SD</sub>     | V <sub>GS</sub> =0V, I <sub>S</sub> =-10A  | -    | -     | -1.2 | V    |
| Diode Forward Current (Note 2)            | I <sub>S</sub>      | -  | -    | -     | -13  | A    |
| Reverse Recovery Time                     | t <sub>rr</sub>     | T <sub>J</sub> = 25°C, I <sub>F</sub> = -10A<br>di/dt = 100A/μs (Note 3)                     | -    | 35    | -    | nS   |
| Reverse Recovery Charge                   | Q <sub>rr</sub>     |  | -    | 46    | -    | nC   |
| Forward Turn-On Time                      | t <sub>on</sub>     | Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)                         |      |       |      |      |


**Notes:**

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production
5. E<sub>AS</sub> condition: T<sub>J</sub>=25°C, V<sub>DD</sub>=-50V, V<sub>G</sub>=-10V, L=0.5mH, R<sub>g</sub>=25Ω


**Typical Electrical and Thermal Characteristics (Curves)**




**Figure 1 Output Characteristics**




**Figure 4  $R_{dson}$ -Junction Temperature**




**Figure 2 Transfer Characteristics**



**Figure 5 Gate Charge**



**Figure 3  $R_{dson}$ - Drain Current**



**Figure 6 Source- Drain Diode Forward**




Figure 7 Capacitance vs Vds




Figure 9 Drain Current vs Case Temperature




Figure 8 Safe Operation Area




Figure 10 Power De-rating






Figure 11 Normalized Maximum Transient Thermal Impedance

**Test Circuit**


**1) E<sub>AS</sub> Test Circuit**



**2) Gate Charge Test Circuit**




**3) Switch Time Test Circuit**




## Ordering and Marking Information

| Ordering Device No | Marking | Package | Packing   | Quantity  |
|--------------------|---------|---------|-----------|-----------|
| ASDM100P13KQ-R     | 100P13  | TO-252  | Tape&Reel | 2500/Reel |

| PACKAGE | MARKING   |
|---------|---|
| TO-252  |  <p>AS    □□□ → Lot Number<br/>100P13<br/>□□□□ → Date Code</p> |

**TO-252 Package Information**



**IMPORTANT NOTICE**

ShenZhen Ascend Semiconductor incorporated MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

ShenZhen Ascend Semiconductor Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. ShenZhen Ascend Semiconductor Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does ShenZhen Ascend Semiconductor Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume .

all risks of such use and will agree to hold Ascendsemi Incorporated and all the companies whose products are represented on ShenZhen Ascend Semiconductor Incorporated website, harmless against all damages.

ShenZhen Ascend Semiconductor Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use ShenZhen Ascend Semiconductor Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold ShenZhen Ascend Semiconductor Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

[www.asdsemi.cn](http://www.asdsemi.cn)