


General Features


- Split gate trench MOSFET technology
- Low $R_{DS(on)}$ & FOM
- Extremely low switching loss
- Excellent stability and uniformity

Application

- Power management
- Portable equipment



TO-252



P-channel

Product Summary



V_{DS}	-100	V
$R_{DS(on), Typ @ V_{GS}=10V}$	75	mΩ
I_D	-20	A

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter		Symbol	Limit	Unit
Drain-source Voltage		V_{DS}	-100	V
Gate-source Voltage		V_{GS}	± 20	V
Drain Current	$T_C=25^\circ\text{C}$	I_D	-20	A
	$T_C=100^\circ\text{C}$		-14	
Pulsed Drain Current ^A		I_{DM}	-80	A
Avalanche energy ^B		E_{AS}	100	mJ
Total Power Dissipation	$T_C=25^\circ\text{C}$	P_D	72	W
	$T_C=100^\circ\text{C}$		28.8	
Junction and Storage Temperature Range		T_J, T_{STG}	-55~+150	$^\circ\text{C}$

Thermal resistance

Parameter		Symbol	Typ	Max	Units
Thermal Resistance Junction-to-Ambient ^D	$t \leq 10\text{S}$	$R_{\theta JA}$	15	20	$^\circ\text{C/W}$
Thermal Resistance Junction-to-Ambient ^D	Steady-State		40	50	
Thermal Resistance Junction-to-Case	Steady-State	$R_{\theta JC}$	1.35	1.7	

Electrical Characteristics ($T_J=25^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions		Min	Typ	Max	Units
Static Parameter							
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V, I _D =-250μA		-100			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =-100V,V _{GS} =0V	T _J =25℃			-1	μA
			T _J =55℃			-5	
			T _J =125℃			-10	
Gate-Body Leakage Current	I _{GSS}	V _{GS} = ±20V, V _{DS} =0V				±100	nA
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D =-250μA		-1.0	-1.8	-2.5	V
Static Drain-Source On-Resistance	R _{DS(ON)}	V _{GS} = -10V, I _D =-10A			75	95	mΩ
		V _{GS} = -4.5V, I _D =-5A			85	110	
Diode Forward Voltage	V _{SD}	I _S =-10A,V _{GS} =0V				-1.3	V
Maximum Body-Diode Continuous Current	I _S					-20	A
Dynamic Parameters							
Input Capacitance	C _{iss}	V _{DS} =-50V,V _{GS} =0V,f=1MHZ			1051		pF
Output Capacitance	C _{oss}				119		
Reverse Transfer Capacitance	C _{rss}				25		
Switching Parameters							
Total Gate Charge	Q _g (-10V)	V _{GS} =-10V,V _{DS} =-50V,I _D =-5A			20.1		nC
Total Gate Charge	Q _g (-4.5V)				9.7		
Gate-Source Charge	Q _{gs}				3.9		
Gate-Drain Charge	Q _{gd}				4.3		
Reverse Recovery Chrage	Q _{rr}	I _F =-5A, di/dt=100A/us			140		
Reverse Recovery Time	t _{rr}				70		
Turn-on Delay Time	t _{D(on)}	V _{GS} =-10V,V _{DD} =-50V,R _L =2.5Ω R _{GEN} =6Ω			10		ns
Turn-on Rise Time	t _r				30		
Turn-off Delay Time	t _{D(off)}				77		
Turn-off fall Time	t _f				81		

A. Repetitive rating; pulse width limited by max. junction temperature.

B. $V_{DD}=50V, R_G=25\Omega, L=0.5\text{mH}$.

C. P_d is based on max. junction temperature, using junction-case thermal resistance.

D. The value of $R_{\theta JA}$ is measured with the device mounted on 1in2 FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^{\circ}\text{C}$. The Power dissipation P_{DSM} is based on $R_{\theta JA} \leq 10\text{s}$ and the maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design.

Typical Performance Characteristics




Figure1. Output Characteristics




Figure2. Transfer Characteristics




Figure3. Capacitance Characteristics




Figure4. Gate Charge




Figure5. : On-Resistance vs. Gate to Source Voltage




Figure6. Normalized On-Resistance




Figure7. Drain current




Figure8.Safe Operation Area






Figure9.Normalized Maximum Transient thermal impedance

Ordering and Marking Information

Ordering Device No.	Marking	Package	Packing	Quantity
ASDM100R750PKQ-R	100R750P	TO-252	Tape&Reel	2500/Reel

PACKAGE	MARKING
TO-252	 The diagram shows a TO-252 package with the following markings: - AS logo 100R750P - Lot Number (indicated by four boxes and an arrow) - Date Code (indicated by four boxes and an arrow)

TO-252



IMPORTANT NOTICE

ShenZhen Ascend Semiconductor incorporated MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

ShenZhen Ascend Semiconductor Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. ShenZhen Ascend Semiconductor Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does ShenZhen Ascend Semiconductor Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume .

all risks of such use and will agree to hold Ascendsemi Incorporated and all the companies whose products are represented on ShenZhen Ascend Semiconductor Incorporated website, harmless against all damages.

ShenZhen Ascend Semiconductor Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use ShenZhen Ascend Semiconductor Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold ShenZhen Ascend Semiconductor Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

www.ascendsemi.com