



Features


- Super-Junction MOSFET
- Low ON Resistance
- Improved dv/dt Capability
- 100% Avalanche Tested
- RoHS compliant

Product Summary


V_{DS}	650	V
$R_{DS(on),TYP@ V_{GS}=10V}$	214	mΩ
I_D	16	A

Applications

- Switching Mode Power Supplies (SMPS)
- PWM Motor Controls
- LED Lighting
- Adapter



TO-252-2L top view



Schematic diagram

ABSOLUTE MAXIMUM RATINGS ($T_C = 25^\circ\text{C}$, unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain to Source Voltage	V_{DSS}	650	V
Continuous Drain Current (@ $T_C=25^\circ\text{C}$)	I_D	16 ⁽¹⁾	A
Continuous Drain Current (@ $T_C=100^\circ\text{C}$)		9 ⁽¹⁾	A
Drain current pulsed ⁽²⁾	I_{DM}	45 ⁽¹⁾	A
Gate to Source Voltage	V_{GS}	± 30	V
Single pulsed Avalanche Energy ⁽³⁾	E_{AS}	270	mJ
MOSFET dv/dt Ruggedness($V_{DS}=0\sim 400\text{V}$)	dv/dt	40	V/ns
Peak diode Recovery dv/dt ⁽⁴⁾	dv/dt	15	V/ns
Total power dissipation (@ $T_C=25^\circ\text{C}$)	P_D	52	W
Derating Factor above 25°C		0.41	W/ $^\circ\text{C}$
Operating Junction Temperature & Storage Temperature	T_{STG}, T_J	-55 to + 150	$^\circ\text{C}$
Maximum lead temperature for soldering purpose	T_L	260	$^\circ\text{C}$

Notes

1. Drain current is limited by maximum junction temperature.
2. Repetitive rating : pulse width limited by junction temperature.
3. $L = 60\text{mH}$, $I_{AS} = 3\text{A}$, $V_{DD} = 50\text{V}$, $R_G = 25\Omega$, Starting at $T_J = 25^\circ\text{C}$
4. $I_{SD} \leq I_D$, $di/dt = 100\text{A/us}$, $V_{DD} \leq 400\text{V}$, Starting at $T_J = 25^\circ\text{C}$

THERMAL CHARACTERISTICS

Parameter	Symbol	Value	Unit
Thermal resistance, Junction to case	R_{thjc}	2.4	$^\circ\text{C/W}$
Thermal resistance, Junction to ambient	R_{thja}	67	$^\circ\text{C/W}$



ELECTRICAL CHARACTERISTICS (T _C = 25°C unless otherwise specified)						
Parameter	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Off Characteristics						
Drain to source breakdown voltage	BV _{DSS}	V _{GS} =0V, I _D =250uA	650	--	--	V
Breakdown voltage temperature coefficient	ΔBV _{DSS} / ΔT _J	I _D =250uA, referenced to 25°C	--	0.7	--	V/°C
Drain to source leakage current	I _{DSS}	V _{DS} =650V, V _{GS} =0V	--	--	1	uA
		V _{DS} =520V, T _C =125°C	--	--	10	uA
Gate to source leakage current, forward	I _{GSS}	V _{GS} =30V, V _{DS} =0V	--	--	100	nA
Gate to source leakage current, reverse		V _{GS} =-30V, V _{DS} =0V	--	--	-100	nA
On Characteristics						
Gate threshold voltage	V _{GS(TH)}	V _{DS} =V _{GS} , I _D =250uA	2.0	3.3	4.0	V
Drain to source on state resistance	R _{DS(ON)}	V _{GS} =10V, I _D =7.5A	--	214	260	mΩ
Forward Transconductance	G _{fs}	V _{DS} =10V, I _D =7.5A	--	13.5	--	S
Dynamic Characteristics						
Input capacitance	C _{iss}	V _{GS} =0V, V _{DS} =100V, f=1MHz	--	1299	--	pF
Output capacitance	C _{oss}		--	61	--	
Reverse transfer capacitance	C _{rss}		--	1	--	
Turn on delay time	t _{d(on)}	V _{DS} =325V, I _D =15A , R _G =25Ω, V _{GS} =10V	--	25	--	ns
Rising time	t _r		--	34.5	--	
Turn off delay time	t _{d(off)}		--	107	--	
Fall time	t _f		--	28	--	
Total gate charge	Q _g	V _{DS} =325V, V _{GS} =10V, I _D =15A	--	25.2	--	nC
Gate-source charge	Q _{gs}		--	5.9	--	
Gate-drain charge	Q _{gd}		--	9.7	--	
Gate Resistance	R _g	V _{DS} =0V, Scan F mode	--	11	--	Ω
SOURCE TO DRAIN DIODE RATINGS CHARACTERISTICS						
Parameter	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Continuous source current	I _S	Integral reverse p-n Junction diode in the MOSFET	--	--	16	A
Pulsed source current	I _{SM}		--	--	45	A
Diode forward voltage drop.	V _{SD}	I _S =16A, V _{GS} =0V	--	0.9	1.3	V
Reverse recovery time	T _{rr}	I _S =16A, V _{GS} =0V, dI _F /dt=100A/us	--	260	--	ns
Reverse recovery Charge	Q _{rr}		--	3.5	--	uC




Fig1. Output characteristics




Fig2. Drain-source on-state resistance




Fig3. Gate charge characteristics




Fig4. Capacitance Characteristics




Fig 5. $R_{DS(ON)}$ vs junction temperature




Fig 6. BV_{DS} vs junction temperature




Fig 7 . Forward characteristics of reverse diode




Fig 8 . Transfer characteristics




Fig 9 . $V_{GS(TH)}$ vs junction temperature




Fig 10. Safe operating area






Fig 11. Transient thermal impedance

Ordering and Marking Information

Ordering Device No.	Marking	Package	Packing	Quantity
ASDM65S260NKQ-R	65S260N	TO-252	Tape&Reel	2500/Reel

PACKAGE	MARKING
TO-252	 The diagram shows a TO-252 package with the following markings: - AS logo 65S260N - Lot Number (indicated by four squares and an arrow) - Date Code (indicated by four squares and an arrow)

TO-252



IMPORTANT NOTICE

Xi'an Ascend Semiconductor incorporated MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Xi'an Ascend Semiconductor Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Xi'an Ascend Semiconductor Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Xi'an Ascend Semiconductor Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume .

all risks of such use and will agree to hold Ascendsemi Incorporated and all the companies whose products are represented on Xi'an Ascend Semiconductor Incorporated website, harmless against all damages.

Xi'an Ascend Semiconductor Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Xi'an Ascend Semiconductor Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Xi'an Ascend Semiconductor Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

www.ascendsemi.com